RESULT REGISTER FOR M.E ELECTRONICS & TELECOMMUNICATION (MICROELECTRONICS) SEMESTER - II EXAMINATION HELD IN MAY 2015

Course: Revised Course - 2013

COLLEGE: GOA COLLEGE OF ENGINEERING

Seat No: 419	PR No: 201006303	Se	x: M	Nam	e: TR	AVASSO VALERIUS SIRUS
lo Of Attempts: 1			No Of Credits	Grad Obtai		SGPA
ASIC Design	& FPGA					
		Theory	4	BB	P	
		IA	2	BB	Р	
Digital Signa	Processors & Embedded S	Systems				
		Theory	4	BB	Р	
		IA	2	BB	Р	
Design for Te	estability & E-Waste Manag	ement				
		Theory	4	BB	P	
		IA	2	BB	P	
Processor Ar	chitecture & Parallel Proces	ssing				
		Theory	4	CC	Р	
		IA	2	BC	Р	
Memory Desi	ign					
		Theory	4	BC	Р	
		IA	2	BB	Р	
Parallel Proc	essing Lab					
		IA	2	BC	Р	
		Practical	2	BB	Р	
FPGA & Emb	edded Systems Lab					
		IA	2	AB	P	
		Practical	2	AA	Р	
		Total:	38			6.74 P PASSES

Grade	Grade Points	Performance
AO	10	Outstanding
AA	9	Excellent
AB	8	Very Good
ВВ	7	Good
ВС	6	Fair
CC	5	Satisfactory
FF	0	Fail

Read By: Phillip

Checked By : KM

Date: |8|3|16

S.S.J. Figueiredo
Assistant Registrar-E(Proff.)

Leo V. Macedo Controller Of Examinations Prof. V.P. Kamat Registrar

